The tremendous demand for advanced microprocessors is making developers offer a superior product at a competitive price which meets specific performance, power, and reliability requirements. Today's products are designed and built with essentially the same design, fabrication, and test tools used by all industry manufacturers and are constrained by the same device physics, package impedance, heat dissipation capability, and battery energy density limitations. In addition, the current technology generation presents a new set of difficult challenges for the treatment of power dissipation.
Lowering voltage to reduce power diminishes FET overdrive and the performance of the device. Recapturing performance by migrating quickly to the next scaled technology generation, however, makes low-power designs expensive, and is not always necessary. Standard full scaling preserves physical and electrical relationships between parameters. On the other hand, selective scaling of specific device parameters may allow the exploitation of existing tools and designs by the use of a different design point on the process "surface." This paper describes recent attempts to explore the feasibility of selective scaling and anticipated constraints associated with future technology generations.
SELECTIVE SCALING
Conventional CMOS concepts of scaling vertical and horizontal device dimensions and the power supply voltage (Vdd), by a common factor are well documented 111. With the exception of Vdd and threshold voltage (VJ, the principles of MOS scaling have historically been practiced by the industry through several technology generations. Efforts to obtain decreases in Vt with technology scaling, however, have been limited. Subthreshold (leakage) current in MOSFETs is due to weak inversion carriers, whose population density is proportional to the Boltzmann factor, e**-(phi)sub-s/kT, where k, T and @hi)sub-s are Boltzmann's constant, the temperature (absolute) and the silicon surface potential, respectively. Since (phi)sub-s is proportional to (V,-VJ. decreasing Vt leads to exponentially increasing leakage current, thereby limiting the amount of Vt reduction possible. Long-lasting power supply voltage standards, such as the 5V standard, have discouraged the scaling of system-level power supplies. Additionally, high-performance circuit design requirements have limited the allowable reduction in device drive, Vdd-Vt, and will continue to dlo so [2] .
As an alternative to full scaling, selective scaling exploits existing tool capabilities by finding new device operating poilnts within the process tool window which are acceptable for the application. These alternate process settings allolw operation at reduced voltages, thereby mitigating heat dissipation and battery life issues. Generally, specific device parameters may be identified which require the next generation of process tooling to be improved substantially, and so are ineligible to for selective scaling. These parameters include device length tolerance control, oveirlay/alignment control, image tolerance, and junction deplhs. Alternative design points can be explored by changing parameters that a current installation can achieve within its existing process window. These would include device threshold tailoring implants, sourcddrain junction simplification (i.e., elimination of grading), gate dielectric thickness, interconnect film thickness, and image photo/etch bias. The selection of parameters to scale and the magnitude of departure from convention are govemed by the MAXIMUM tolerable noise, standby current, cost, power consumption, and by the MINIMUM tolerable reliability and perfomme. For products with an acceptable tradeoff on the ''process surface," a potential exists for extended product life and market participation.
A recent experiment demonstrated that a 3.5X power reduction in a high-performance, 0.6pm CMOS product technology, could be achieved with only minor process changes and the same mask set [3] . For the IBM 3.6V PowerPC 1601 microprocessor, an existing, wellcharacterized product was selectively scaled in thresholds and gate oxides. Gate oxide (b,) and NFET device thresholds were selected to achieve power/performance targets at reduced Vdd without changing masks and with only minor process changes. As a result, reliability exposures were minimized at that Vdd [4] . Elimination Figure 1 compares full scaling to our selectively scaled approach. For a worst-case modelled analysis, the pinch-off voltage was assumed to remain constant with selective scaling cases. In reality there is some reduction. Performance, f, is expected to be Process changes were made to target 50% of Vdd.
Because the PFET has a compensated channel, arsenic was substituted for phosphorus in the channel to maintain short-channel behavior in the scaled processes. In the 3.6V process, tox was reduced from 11.5nm to 4.9nm and 7 . 0~1 for the 2.0V and 2SV design points, respectively. Polysilicon gate-electrode depletion resulted in electrical equivalent gate-oxide thicknesses of 5.5nm and 7.5nm for the 2.0V and 2.5V cases, respectively. The M;ET hsat achieved is also shown in Figure 
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The circuit style on the vehicle, the IBM PowerPC 601 (Table I) , is predominantly static. This RISC processor has no dynamic domino or DCVS-style circuitry on board. Clock buffers and redrivers on the chip shape input clocks but do not run autonomously. There are no phase-locked loops on the product. A limited amount of ratioed logic circuitry is used. There were no alterations to the mask or the design for the experiment. Wafer level horizontal dimensions are identical to those of the standard product.
Performance of up to 68.4MHz was observed at room temperature for Vdd as low as 2.1V. The masks used were from a version of the product which achieved 80MHz performance at room temperature with standard processing. Standby currents, which on the standard product rarely exceed 100pA, were observed to be between 25 and 40mA in the experiment. Active power was found to be 2.0W on average while the standard production test patterns were running, as compared to 7.5W seen on standard production hardware at 80MHz. This is shown graphically in Figure 3 .
Functional module yield of experimental hardware was equivalent to that found on standard 3.6V production hardware. Except for input-drive and output-sense voltage levels, standard production criteria were used in testing the modules. Parts underwent standard 601 processing and received normal handling through wafer and module build, except in the well implant and gate-oxide growth sectors. The reduced operating voltage enhanced the reliability associated with channel-hot-electron threshhold degradation by 2X and, as operating temperature was reduced, the interconnect electromigration-dependent lifetime was improved by 1.5X.
The PowerPC 601 chip is rich in NAND structures. Good static CMOS design technique exploits logic NANDs by stacking multiple NFETs in series to ground, rather than technology, NFETs have more than twice the current of PFETs. The decision not to modify P E T thresholds had only a minor impact on overall performance.
NORs which stack multiple PETS to Vdd. In CMOS
FUTURE TRADEOFFS
The magnitude of selectively scaled gate oxide and device threshold reduction possible in new technology generations is diminishing. Theoretically, the minimum threshold needed to perform CMOS logic is govemed by thermodynamic considerations, and is near zero volts. In practice, the introduction of various coupling and noise sources requires Vt to be considerably higher. Dynamic logic, used iincreasingly for performance, presents additional sensitivities to low threshold. Modified thresholds must be selected to accommodate the loss of associated noise immunity. High subthreshold leakage is associated with poor charge retention in dynamic logic and can affect minimum alllowable cycle time, bum-in functionality, and power-saving logic. Higher standby current also increases chip DC current, thereby reducing the interval for battery recharge.
The statistical line width variation within a chip limits further threshold voltage reduction by requiring added margin to offset resulting increased leakage currents. Given the expected variation at 0.18pm channel length, the leakage associated with a minimum threshold of 50-1OOmV under the planned minimum Vt must be anticipated.
RlEDUCED THRESHOLD EFFECTS
A popular precharged-design style, the dynamic domino, was selected to assess the effects of lowering threshold (Figure 4 inset) [5] . Dynamic dominos are known for their high perforrnance, low input capacitance, and simplicity, but also for hi,gh noise generation and power consumption caused by (:locking. Domino logic from a current 32-bit RISC microprocessor design was modelled using a Semiconductor Industry Association (SIA) 0 . 1 8~ technology ,projection, summarized in Table 2 [6] . Leakage in dynamic logic can unintentionally pull precharge nodes below their switchpoint during sampling. Lower thresholds also cause a reduction in the maximum allowable signal width of a logic book, with each device allowing higher subthreshold current to ground. Figure 4 shows the ratio of PFET replacement current to " E T leakage current for a wide-domino NOR, varying the number of pulldowns. For the extreme cases, the ratio remains above 1-00 for 15 or fewer pulldown devices, which indicates that, alone, leakage to ground is not a functionality issue for a moderately wide NOR employing reduced NFET thresholds at 100 degrees C for v d d of 1.2 to 1.8V.
The composition of a current desktop microprocessor design was examined to evaluate chip DC standby current, or "quiescent Idd." Each component, i.e., SRAMs, registers, custom logic, book logic, UO, was assessed for average PFET and NFET device size, likely logic state and the resulting leakage mode. The cumulative leaking NFET and PFET effective device widths in each category were then used to determine a total subthreshold current at 100 C for a range of thresholds and voltages. Only the thresholds of high-performance logic devices which can leverage increased overdrive were reduced ( Figure 5 ). Generally, DC noise margin is linearly related to device threshold. Figure 6 shows the results of modeling a logic path composed of reduced threshold dominos, measuring DC noise margin-low (NML) to the unity gain point for internal stages. For the design being considered, a noise immunity of 15% to 20% of Vdd is required to accommodate its ground bounce and capacitive interconnect coupling. Figure 6 indicates a minimum Vt of 145 to 218mV at 1 -5V. 
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In addition to ground bounce and coupling, DUdt noise, alpha particles, and charge sharing/division on multiple-level domino logic trees must be considered. It is assumed that these considerations are included in the design of the dynamic logic book. Of additional concern are systems which have inputs from components powered by higher supply voltages. The noise carried by those inputs will have a magnitude proportional to the source supply.
Allocating 75% of the noise budget to interconnect coupling noise, the allowable peak noise for a 1.5V Vdd supply is 169 to 225mV. The coupled noise for a quiescent line between two actively switching lines is shown in Figure  7 . Approximately 350mV of noise margin is available at a threshold of 270mV, which translates to approximately 1 mm of allowable interconnect length. By reducing the threshold voltage to 170mV, the allowable noise margin degrades to 230mV which reduces the allowable interconnect length to 200pm. The energy-delay product shown in Figure 9 , as a function of threshold, demonstrates a profound dependence on operating voltage and a weak dependence on threshold [7] . A 4X reduction in power-energy product was realized in the modelled processor, going from 1.W vdd to 1.2V Vdd. This leverage will be short-lived however. Figure 10 illustrates the difficulty in recapturing overdrive as Vdd becomes smaller. 
RESULTS
The data indicates that approximately 0.1 x Vdd is the practical lower bound on FET device threshold for a 0.18pm hypothetical process. At this setting, the designer realizes a performance improvement of up to 10% compared to a design implemented with conventionally scaled thresholds. Chip stand.by power is expected to increase by approximately 10% in the implementation described. In the absence of other special preparation, the global chip integrator must limit interconnect lengths on inputs of dynamic circuitry to approximately 400 pm. Circuit library elements with logic widths greater than 15 signals must also be avoided.
Over the: long term, selective scaling of Vt and tox is confronted with the same limitation as conventional scaling; Vt reduction bottoms out at roughly 200mV in conventional CMOS logic schemes [2] due to standby power constraints. This, in him, limits Vdd reduction when MOSFET performance: is optimized for the active switching power constraint. As a result, we foresee power/ performance-optimized CMOS converging on a Vdd floor in the neighborhood of 1.OV for power-constrained systems.
CONCLUSIONS
The use of selective scaling to extend the life of existing processes and products can be useful and has been demonstrated on a commercial product. However, the suitability of alternate operating points to the application must be examined. Both selectively scaled and fully scaled designs in the 0.18pm realm will need to consider interconnect length and logic bookwidth to maintain adequate noise immunity at lower thresholds. The window of opportunity for selective scaling is diminishing, however, for current CMOS design styles. The loss of overdrive sustained by p d d SC&g
With IOW Vdd affects performance more than full scaling, caused by the lack of reduced capacitance. As lithography shrinks, selectively scaled and fully scaledmigrated designs are converging on the fundamental limitations that govern Vt reduction. This constraint may limit Vdd to no lower than 1 .OV even for full scaling. New techniques will be required to supplant scaling to overcome this barrier.
